Introduction
Frequency synthesizers (FS) with phase locked loop (PLL) are widely used in modern highperformance digital, switching and wireless systems. Usage of complex functional (IP) blocksof SC PLL is the effective way of clock signals distribution chain construction and reducing energy consumption in it. For this chain, SC can be both sources and distributor (knot of chain) of clock signals.
Using PLL as the sources of synchronous signal demands high stability of frequency. Its jitter should be as low as possible. Phase deviation of a clock pulse from the reference signal can cause a malfunction in system times of date setup and date holding. This situation is most dangerous in communication systems and systems with the import of date from external sources. In both cases very precision synchronization must be provided.
PLL jitter reduction questions are discussed in many publications and some methods of solving these problems have been proposed [1] [2] . In this work jitter decreasing was achieved not only by means of known methods but also due to simplification of analog part of PLL. Peripheral n-channel MOF transistor was used as voltage repeater, what allowed 5-times are reducing of phase jitter.
Interface
For perspective Micron technologies with design rules, 90 nm was constructed a functional block of IPPLL. The purpose of the design was solving synchronization problems in high-performance microprocessors which clock frequency is in the range of 5-800 MHz. Characteristics of IP-block were optimized for the range of power source voltage 1.0-1,2 V and the range of working temperature 60-125 o C. FS-block designed to be integrated into VLSI system on chip and is the source of the clock signal for distribution tree of clock signal propagation. The symbol of IP-block PLL is shownin Figure 1 , the appointment of external connections is described in Table l . Earlier authors substantiated [4] [5] that good decision for microprocessor's PLL is inverter generator and voltage repeater shown in Figure 3 . For the technology with design rule, 180 nm the jitter of this scheme is in acceptable limits [6] .
However, computer simulation of this circuit solution has shown that for 90-nm technology the value of phase jitter can reach critical limit 100 psec. It is unacceptable for microprocessors with a clock frequency in the range 200-780 MHz and high. As it turned out the main source of jitter in this design is voltage repeater. Transistor's electrical noise in it causes voltage oscillations U ref (Fig.2) . Whereas U ref is the control voltage for frequency generator, the frequency of thelast also changes proportionally to the voltage of transistor's noise. One of the methods of noise reduction is the increase of transistor's size. Correction of transistors area (increase in 1.5 times) allowed reducing of phase jitter in 4.5 times. For normal condition, its value did not exceed anacceptable level of 18.5 psec. However, this correction inevitable reduces the coefficient of noise suppression for power bus.
To solve the problem of jitter reduction without disturbing the noise suppression, theperipheral transistor was used as voltage repeater. For this purpose charge pump block was modernized (Fig 4) and adapted for peripheral voltage supply 2.5 V (PVDD). In Table 2 the results of measurement of phase noise and phase jitter of FSPLL for 3 variants of voltage repeater. The best characteristics also belong to variant with aperipheral transistor. 
